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Abstract
The CMS experiment will include a pixel detector for pattern recognition and vertexing. It will consist of three
barrel layers and two endcaps on each side, providing three space-points up to a pseudorapidity of 2.1. Taking
into account the expected limitations of its performance in the LHC environment an 8-9 layer pixel detector for
an upgraded LHC is discussed.
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1. Introduction
The tracker of the CMS experiment consistes
on silicon detectors only. The region with a dis-
tance to the beam pipe between 22 and 115 cm is
equipped with 10 layers of single sided silicon strip
detectors covering an area of almost 200m2 with
about 10× 106 readout channels (strips)[1,2]. The
smaller radii will be equipped with a 1-m2-pixel de-
tector containing about 60× 106 readout channels
(pixels) providing three precision space points up
to a pseudorapidity of 2.1 [1]. These unambiguous
space points allow an effective pattern recognition
in the multiple track environment close to the LHC
interaction point. Further the precision of the mea-
surement is used to identify displaced vertices for
the tagging of b-jets and τ -leptons.
In its final configuration the pixel detector will
consist of three barrel layers and two end disks at
each side. The barrels will be 53 cm long and placed
at radii of 4.4 cm, 7.3 cm, and 10.2 cm. They cover
an area of about 0.8m2 with roughly 800 modules.
1 Corresponding author; e-mail: Tilman.Rohe@cern.ch
The end disks are located at a mean distance from
the interaction point of 34.5 cm and 46.5 cm. The
area of the 96 turbine blade shaped modules in the
disks sums up to about 0.28m2.
To achieve the necessary spatial resolution, ana-
logue interpolation between neighbouring channels
will be performed. The 4-T-strong magnetic field
in the CMS inner detector causes a Lorentz angle
of up to 26◦ (unirradiated detector at 100V bias
voltage) [3] and distributes the signal over several
pixels. For this reason the pixel size of 100×150m2
was chosen.
The two main challenges for the design of the
pixel detector are the high track rate and the high
level of radiation. The former concerns the archi-
tecture of the readout electronics. For the 4 cm
layer it has to locally store the hit information of
about 20 × 106 tracks per second and cm2 at full
LHC luminosity (1034 cm−2s−1) for the latency of
the 1st level trigger (3.2 µs). The high radiation
level mainly affects the charge collection proper-
ties of the sensor, which degrades steadily. In or-
der to preserve a spatial resolution of better than
20 µm, which is required for efficient b-tagging, the
Preprint submitted to Elsevier Science 11 August 2018
R [cm]
0 10 20 30 40 50 60 70
]2
N
eq
/c
m
14
Fl
ue
nc
e 
[10
1
10
210
310
Fig. 1. Estimate of the radial dependence of the particle
fluence for an integrated luminosity of 2500 fb−1
pixel modules will be replaced after a fluence of
6× 1014 neq/cm2.
A possible luminosity upgrade of LHC is cur-
rently being discussed. With a minor hardware up-
grade a luminosity of 3− 5 × 1034 cm−2s−1 might
be reached. Later major investments will aim for
a luminosity of 1035 cm−2s−1 [4]. Already the first
stage of the accelerator upgrade will require a ma-
jor upgrade of the tracker. The granularity of the
strip detectors will become insufficient and these
detectors will have to be replaced by pixel devices
up to a radius of about 60 cm. As the area to be
covered by such a system is in the order of 10m2,
the choice of the detector concept will be governed
by financial considerations. Ideas for such cost ef-
fective pixel detectors are given in section 3 and 4.
The inner regions of the tracker will have to face
an unprecedented track rate and radiation level as
shown in Fig. 1. The detectors placed at a radius
of 4 cm have to withstand the presently unreached
particle fluence of Φ ≈ 1016 neq/cm2 or must be re-
placed frequently. The operation limit of a present
type hybrid pixel system is discussed in section 2.
This is used as a starting point for a proposal of an
8-9 layer pixel system for an upgraded CMS pixel
tracker.
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Fig. 2. Relative signal height obtained from a silicon pixel
detector as a function of the irradiation fluence [6]
2. Limitations of a present-Type Pixel
Detector at an upgraded LHC
The limiting factors for the operation of a hybrid
pixel system at an upgraded LHC remain the same
as for the design of the initial CMS pixel detector:
the track rate for the readout electronics and the
radiation induced degradation for the sensors.
2.1. Sensor
Since the late 1980’s the radiation induced
degradation of silicon detectors has been systemat-
ically studied. The main effects are the increase of
the leakage current, trapping and the space charge.
While the space charge increase is reduced for sili-
con containing a high concentration of oxygen [5],
no dependence on the starting material could be
found for the other two parameters. Assuming that
the increased leakage current can be controlled by
cooling, the reduction of the signal by charge trap-
ping presently sets the ultimate limit of the use of
silicon detectors.
Trapping of the signal charge is caused by irra-
diation induced energy levels in the band gap. It
can be described by the trapping time which is in-
versely proportional to particle fluence. This is il-
lustrated in Fig. 2 were the signal degradation in a
285 µm thick pixel detector with increasing parti-
cle fluence is shown. In this measurement the bias
voltage was adjusted for each fluence to values be-
tween 100V and 600V [6]. A further increase will
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not increase the signal level considerably. Up to a
fluence of Φ ≈ 1015 neq/cm2 a total signal above
12 000 electrons originating from the whole detec-
tor thickness [3] is achievedwhich is sufficient for an
efficient particle detection at comparator thresh-
olds of 2000-3000 electrons.
At higher fluences the signal steadily decreases
further. It is not straightforward to decide which
signal level will be sufficient for efficient tracking.
If it is possible to operate with a signal of 6000
electrons, a fluence of Φ ≈ 3×1015 neq/cm2 will be
reachable. Tests with pixel detectors irradiated to
this level have been performed and show encour-
aging results [6]. This corresponds to the radiation
level at a radius of 8 cm, leaving only the radiation
hardness of the innermost (4 cm) layer unsolved.
Strategies to reach the level of radiation hardness
required there are the subject of the CERN-RD50
collaboration [7]. When a pixel detector is oper-
ated at such a high fluence, charge sharing will be
much reduced due to the decreasing Lorentz an-
gle and the diminished range of signal collection
depth. This will eventually limit the spatial reso-
lution to the binary resolution of pitch/
√
12. If the
value of better than 20 µm has to be achieved also
at fluences above 1015 neq/cm
2, the pixel pitch has
to be reduced which requires a redesign of the read-
out chip. In this case it has also to be reconsidered,
whether the analogue signal processing performed
by the present CMS pixel readout chip is still use-
ful.
2.2. Readout Chip
The radiation hardness of ASICs fabricated in
0.25 µm technology seems to be sufficient up to
ionisation doses 2 exceeding 250kGy. The perfor-
mance of the readout chip is therefore limited by
the readout losses due to the high rate of tracks.
As one would like to avoid a complete redesign of
the present CMS pixel chip, the limits of its archi-
tecture will be discussed in section 2.2.2, after the
2 The tolerance against charged particles at this high level
has still to be checked. A reduction of the charge carrier
mobility might lead to speed limitations and the increase
of the junction leakage current could discharge dynamic
nodes and lead to an increased standby power.
main mechanisms for data loss has been explained
in the next paragraph.
2.2.1. Architecture and Readout Losses of the
CMS Pixel Readout Chip
The architecture of the readout chip was ad-
justed to the environment of the LHC and is de-
scribed in detail in [8]. Here only the features nec-
essary to understand the inefficiency mechanisms
are discussed.
Each pixel contains a preamplifier, shaper and
comparator.When the amplitude of the shaper ex-
ceeds the comparator threshold, the periphery of
the chip, which is shared by two columns of pixels,
is notified and the amplitude is stored in a sample-
and-hold capacitor. The double column periphery
then creates a time stamp and initiates a scan (“col-
umn drain”) which copies the amplitude of all hit
pixels into the data buffers. After the trigger la-
tency the buffers are either deleted or read out. In
case of a trigger confirmation the double column is
reset after the readout. During all these operations
data can be lost by the mechanisms discussed be-
low. The probability of their occurrence was stud-
ied in detail with Monte-Carlo simulations [9]. The
numbers given in the following are the expected in-
efficiencies for the 4 cm layer at nominal (full) LHC
luminosity.
Pixel Busy: If a pixel is hit twice before the charge
is transferred to the data buffer the second hit
is lost. Due to the fast draining mechanism and
the low pixel occupancy such events are unlikely
(0.21%).
Double Column Busy: During a column drain all
empty pixels in the same double column are sen-
sitive. If a new pixel is hit during the scan, a
time stamp is created and the column drain is
“stacked” until the previous one is completed.
However, this stack is limited to two pending
column drains and further hits will be lost until
the first of the column drains is completed. The
probability for a hit being lost by this mecha-
nism is 0.25%.
Buffer Overflow: The number of time stamp (12)
and data (32) buffers was adjusted to the data
rate for the 4 cm layer and the buffer overflow
rate is low (0.17% each).
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Fig. 3. Measured inefficiency of the CMS pixel readout chip
as a function of the rate of perpendicular and uncorrelated
tracks [8]
Reset Loss: The dominant source of data loss is
caused by the reset of the double column af-
ter each triggered readout. The reset destroys
the history of this double column toghether
with its data. If there are two events that
pass the level-1-trigger in a short time interval
(trigger latency of 3.2 µs+ time of readout) and
both events have hits in the same double col-
umn, then the hits belonging to the 2nd trigger
(in this double column) are lost. This inefficiency
becomes serious (≈ 3%) if the track rate (4-cm-
layer) and the trigger rate (100 kHz) are high.
If the trigger latency increases, this inefficiency
will also increase.
All these inefficiencies add up to 3.8% for the 4 cm
layer and about 1% for the larger radii.
The inefficiency of the readout chip as a func-
tion of the track rate has been measured in a test-
beam experiment as shown in Fig. 3 [8]. As the
conditions there are slightly different from the fi-
nal situation in CMS (impact angle is 90◦ and par-
ticles are uncorrelated) it is difficult to relate this
results to the LHC like conditions. However, the
measured losses approximately agree with the sim-
ulations explained above.
2.2.2. Performance of the Present Readout
Architecture at an upgraded LHC
With a further increase of the track rate when
the luminosity is upgraded, the readout losses will
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Fig. 4. Estimate of the radial dependence of the readout
losses at a luminosity of 1035 cm−2s−1
also increase. As not all incefficiency mechanisms
have the same rate dependence, a Monte-Carlo
simulation was used to estimate the readout losses
at a luminosity of 1035 cm−2s−1. To keep the time
stamp buffer overflow losses below 1% the number
of buffers has to be increased from 12 to about 60.
A similar scaling applies to the data buffers. The
use of a very compact 0.13 µm technology would
certainly help to limit the increase of the periph-
eral chip area.
The dependency of the three remaining data loss
mechanisms on the distance from the interaction
point is shown in Fig. 4. With increasing particle
rate (or decreasing radius) the probability of a dou-
ble column to be hit more than three times during
the time of a column drain increases dramatically.
This limits the use of the present CMS-pixel read-
out at the tenfold LHC-luminosity to radii above
10 cm. For smaller radii a more elaborate redesign
of the chip is necessary.
The reset loss does not increase as drastically
with increasing particle rate as it mainly depends
on the trigger latency and rate which are assumed
to stay constant. The increase visible in Fig. 4 is
due to the higher double column occupancy and
the longer time necessary to read out the increased
number of hits per triggered event.
The pixels are still small enough such that the
probability to be hit twice within a short time
(pixel busy) remains relatively low.
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Table 1
Rough cost estimate for one CMS pixel barrel module
Component Costs [CHF] per
module cm2
16 readout chips (0.25 µm) 400 40
1 Sensor (Si, n-in-n) 700 65
Bump bonding 1200 110
Fine-pitch hybrid (HDI) 300 30
Baseplate (Si3N4) 50 5
Cables and control chips 250 25
One Optical link 250 25
Sum 3150 300
2.3. Cost Considerations
A rough cost estimate for a CMS pixel barrel
module with an sensitive area of 10.6 cm2 is given
in Tab. 1. All the components added up lead to
a price of roughly 300CHF/cm2. This cost esti-
mate ignores all off-module components like me-
chanics, cooling, cabling (not directly mounted on
the detector modules), readout and control mod-
ules (in most cases VME), and power supplies.
Those components contribute significantly to the
total cost, but depend only weakly on the detector
concept. If the present hybrid pixel technology is
found to be the only possible one at fluences above
1015 neq/cm
2, a configuration of three pixel layers
at radii of 8, 11 and 14 cm is conceivable. They
would add up to a total area of about 1.1m2, as-
suming a 53 cm long barrel.
3. Pixel Detectors at intermediate Radii
At radii larger than 15 cm neither the track rate
nor the radiation hardness represents a major limit
for pixel detectors. As the area to be covered in-
creases with the radius, cost issues become more
important. The most effective items for a possi-
ble reduction are bump bonding and sensors (see
Tab. 1).
The most cost driving requirement of the sen-
sor’s n-in-n technology is the need of double sided
processing. As the radiation hardness required at
radii between 15 and 25 cm is still in the range of
5 − 10 × 1014 neq/cm2, the collection of electrons
is more favourable. This naturally leads to n-in-
p sensors, an option currently investigated by the
RD50 collaboration [7]. It will require single sided
processing only and might be available on 150mm
wafers. This offers the chance of getting three large
modules (e.g. 32× 80mm2) per wafer which might
reduce the cost per area by more than a factor of
three.
The disadvantage of the single sided process is
that due to the absence of the guard rings on the
back side, all sensor edges are at the potential
of the applied bias voltage. As a consequence of
the considerable radiation damage, high voltages
(400-600V) will be required to obtain a close to
complete charge collection. Precautions to protect
the readout electronics from destructive discharges
will have to be taken, like e.g. the introduction of
a thin Kapton film between readout chips and sen-
sor edge.
Bumpbonding is in principle well established
and widely used in industry. The cost driving re-
quirement of particle physics is the small pitch be-
low 100 µm. If this number is relaxed to a value
above 250 µm, a wide range of cheap industrial
packaging processes will become available (e.g.
the IBM-C4 process [10]). The track density in
this area will allow pixel areas of the order of
100 000 µm2. In addition the number of chip place-
ments can be reduced by increasing the size of the
readout chip to the largest practical dimensions
(e.g. 16× 20mm2).
The third most expensive component are the
readout chips. The one-to-one coverage of the sen-
sitive area with readout chips will be kept and sav-
ings can only be expected if the price of this kind
of electronics further decreases with time.
The design of the detector modules has to be
done under stringent cost constrains (e.g. choos-
ing a more standard hybrid). If a level of roughly
100CHF/cm2 is achieved, it will be possible to
equip two layers, e.g. at 18 and 22 cm, with such
detectors.
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4. Pixel Detectors at Larger Radii
For the radial region between 25 and 60 cm an
even more drastic cost reduction of pixel detectors
is necessary which can only be reached if the full
coverage of the active area with readout electronics
is given up. This is possible because the suitable
size of a sensing element is a few square millimeters
while a readout channel can be integrated into an
area of about 0.02mm2.
The shape of a sensing element (“mini strip” or
“macro pixel”) could be 200 × 5000 µm2 leading
to about 10 000 channels per sensor. They could
be read out by a small number of pixel chips with
a much smaller cell size. The routing between the
sensor cells and the inputs of the readout chips
could be performed via a thick (about 40 µm) poly-
imide layer. An alternative would be the MCM-D
technique [11] which in addition allows the inte-
gration of other components on a module. As the
readout chips can be placed completely inside the
active area of the sensor the sensor edges need not
be kept on ground potential and a single sided sen-
sor would be possible. Due to the moderate re-
quirements in radiation hardness in this area (Φ <
5× 1014 neq/cm2) “traditional” and cheaply avail-
able DC-coupled p-in-n sensors can be used.
If it is possible to build such a detector for about
50CHF/cm2, it is a good candidate for layers at
radii of e.g. 30, 40 and 50 cm.
5. Conclusions
The main tasks of the CMS pixel detector are
the measurement of displaced vertices and pattern
recognition. The challenges in the hostile environ-
ment of LHC are the high level of radiation and
the high rate of tracks. The requirements in par-
ticle detection efficiency and spatial resolution in
CMS can be satisfied, however sometimes with lit-
tle headroom.
In case of an LHC luminosity upgrade the in-
crease of the track density will require the exten-
sion of pixel detectors to larger radii. Large areas,
however, can only be equipped with pixel detectors
whose cost is considerably reduced. A pixel system
of 9 layers seems quite feasible:
Innermost layer: The requirements of the inner-
most pixel layer (roughly 4 cm) cannot be full-
filled with present technologies. Possible solu-
tions are investigated by the RD50 collabora-
tion. In addition the readout electronics for this
environment has to be developed soon.
Small radii: The region starting from 8 cm can
probably be equipped with present pixel mod-
ules with moderately modified readout chips.
However, only binary spatial resolution can be
reached.
Intermediate radii: For radii between 15 and
25 cm a less expensive pixel system with sin-
gle sided sensors and industrial bumpbonding is
proposed.
Large radii: Radii between 30 and 60 cm could
be equipped with macropixels or ministrips.
If it is possbile to reach the targeted cost reduc-
tion such pixel systems will be very attractive for
many other applications.
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